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Introduction
Embedded systems have been in a widespread use a long time, and today
they become even more relevant because of the rapid development and
adoption of new application ﬁelds, for example, Internet-of-Things, «smart
houses» and robotics.
Many of the embedded systems used in these areas have heterogeneous
architectures due to nature of their tasks. Typically, they consist of one
primary, more powerful processor which executes the main program and
performs common control, and one or several secondary microcontrollers or
processors that provide read/write access to sensors and peripheral devices
or may perform some other special functions. Examples of such systems
may be: Raspberry Pi (main) + Arduino with Atmel AVR (peripheral) and
Odroid XU4 (main) + stm32f4 microcontroller (peripheral).
Heterogeneity of these systems causes noticeable overhead. Traditional
development workﬂow requires use of IDEs and toolchains that are speciﬁc
for each part of the system. This need to develop each part of the system
in a separate project using a diﬀerent set of platform-speciﬁc tools makes
system development processes more complex and expensive. The amounts
of resources required for support and changes also grow.
The eﬃciency of the system suﬀers too. Due to speciﬁcities of each mi-
crocontroller and their limited hardware capabilities they often have only
basic ﬁrmware, which only capabilities are reading sensors, communicating
results back to the primary processor, receiving data and control commands
from it and writing the received data to special registers of peripheral de-
vices. All core program logic is contained on the primary processor, and,
as secondary processors/microcontrollers do not contain even a part of this
logic, constant communication between them is unavoidable (because of the
nature of control cycle: request sensor data, wait for it to arrive, compute
control output, send it back to the secondary processors, repeat).
Another problem is a dynamic conﬁguration of heterogeneous systems
for their operating environment. Some types of embedded heterogeneous
systems can be deployed in a wide range of environments with various con-
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ditions. When their operation depends on these conditions, developers of
programs for such systems must anticipate in the code all possible con-
ditions. It may be implemented through constant monitoring of the envi-
ronment. Another alternative is on-place conﬁguration or tuning of each
particular system. But it may not be possible due to nature of the task or
too often or rapid (for manual operating) changes of the environment. A
variation of this scenario is a runtime conﬁguration for speciﬁc peripheral
devices (e.g. diﬀerent models of sensors and actuators).
This work is based on preliminary results of [6].
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1 Problem Statement
The goal of this work is to design and implement a system for pro-
gramming heterogeneous embedded platforms that provides a possibility of
dynamic conﬁguration and simpliﬁes software development by proposing a
uniﬁed programming model.
This goal has been decomposed on the following tasks:
• Conduct a survey.
• Analyze existing system implementation.
• Redesign the system.
• Implement according to the new architecture:
– independent DSL subsystem;
– embedded architectures programming library.
• Conduct a system approbation.
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2 Similar Work
The diﬃculties which heterogeneous systems cause are not unique for
the embedded software engineering. Programming of heterogeneous systems
is an old problem, and there’re several conceptual approaches to aforemen-
tioned diﬃculties.
2.1 OpenCL & CUDA
The most known area that faces it is programming with graphical pro-
cessors. In this case, heterogeneous system consists of CPU and one or more
GPUs. (The case of graphics programming, i.e. using shaders and graphics
pipelines, is further from heterogeneous programming and is not considered
here.) It is an old problem in this ﬁeld: how to eﬀectively and, not less im-
portantly, conveniently use GPU in usual, CPU-centric programs? There
are two main examples of systems that answer this question: Open Com-
puting Language (OpenCL) [10] and CUDA framework from Nvidia [7].
Both these frameworks propose a use of C and C++ languages extended
with special functions and attributes for writing device code (code to be
executed on secondary processors). It can be written, depending on user’s
aims and requirements, either in separate ﬁles or in the main program ﬁles
together with usual C/C++ host code that is intended to be executed on
CPU. OpenCL uses dynamic compilation (at runtime) of device code; some
device vendors provide oﬄine compilers for their devices (for example, Intel
Code Builder for OpenCL API). CUDA similarly provides both possibili-
ties: Nvidia has an oﬄine compiler called NVCC and a runtime compilation
library NVRTC.
2.2 Texas Instruments MultiCore SDK
Multicore Software Development Kit [9]—is a platform that simpli-
ﬁes programming for heterogeneous systems of TI Keystone architecture
(ARM+DSP kind of systems). It helps developers by providing common
reusable components, support for SYS/BIOS and LHOS (Linux High Level
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OS), API for programming DSP, integration with IDE Code Composer
Studio and through other means.
Although it is a very helpful tool, that oﬀers a convenient programming
environment, it is aimed only at the speciﬁc family of heterogeneous systems
and doesn’t solve the problems of dynamic conﬁguration.
2.3 Delite
Another area that this work touches is the ideas of generative, multi-
stage programming and runtime code generation. A good discussion of gen-
eral motivations and trade-oﬀs behind these ideas, as well as examples of
some actual realizations and a number of references provides [3].
Among their examples Delite—a heterogeneous parallel framework for
domain-speciﬁc languages [2, 11]—is of particular interest. Delite’s focus is
on the performance of parallel heterogeneous systems, e.g. mixed CPU/GPU
architectures and clusters. It is built on top of Lightweight Modular Staging
(LMS) [8] system, that makes use of a form of metaprogramming to con-
struct a symbolic representation of a DSL program. LMS provides a basis
for DSLs embedded in Scala. On top of this layer, Delite is structured into
a compiler framework and a runtime component. The framework provides
primitives for parallel operations and generates Scala, CUDA or C++ code
from DSLs.
Although both Delite framework and the presented system start from
the same idea of multi-stage programming, they signiﬁcantly diﬀer in the
approaches and application domains. Most importantly, presented system
uses dynamic code generation and thus employ the generative programming
at runtime to achieve dynamic optimizations. The authors of Delite, on the
other hand, require static compilation of DSLs—they promote the use of
additional compilation stage to perform domain-speciﬁc optimizations.
2.4 LLVM ORC
LLVM ORC (On-Request Compiler) [4]—is a subsystem of the LLVM
framework [5] for Just-In-Time (JIT) compilation. Thanks to separation
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between the notions of a JIT-server and a JIT-client it allows to organize
remote JIT compilation on heterogeneous platforms.
In principle, it can help to solve the problems of dynamic conﬁguration
and optimizations. But it is not suitable for embedded systems because, in
general, peripheral processors and microcontrollers are low-powerful devices
and can’t run a full-ﬂedged JIT server with its dependencies. Moreover, they
don’t need most of its functionality. So, LLVM ORC subsystem is seen as
too heavy-weight and its functionality is excessive for embedded systems.
10
3 Discussion of the Previous Work
Previous work [6] presented a prototype of the library that showed the
viability of the idea of dynamic code generation for secondary processors of
heterogeneous system.
3.1 Inherited Decisions
The following decisions have shown themselves as reasonable and grounded
and thus are inherited from the previous work. They are discussed here to
provide better context.
Runtime changes in executable code on targets can be achieved by two
approaches: dynamic compilation which happens on the host and code inter-
pretation which happens on targets. Because modern interpreted languages
generally have higher requirements and cause more overhead, the ﬁrst de-
cision is to use dynamic compilation on the more powerful host.
The second decision is to use embedded domain speciﬁc language (DSL)
as a basis for dynamic code generation. An alternative of using code at-
tributes with compiler extension (e.g. as used by OpenCL) is less viable due
to several reasons. First, code deﬁned in a such way can be manipulated
at the runtime only as a string of characters. It complicates analysis and
dynamic code specialization, requiring additional step of semantic analysis
before that, whereas DSL approach gives semantic information ’for free’.
Second, it’s more demanding to maintain the compiler extension to keep it
up-to-date with the needed compiler versions. And it’s still necessary to use
dynamic compilation tools. It seems excessive to support both the compiler
extension and the dynamic compilation tools. Moreover, it would restrict
library users to only one compiler, which can be especially inconvenient in
the world of embedded systems.
LLVM [5] is used as a compilation backend. There is no real alternative,
and its excellent design and convenience of use made this work possible.
C++ is chosen as a language of implementation by several reasons:
ﬁrstly, it is a natural choice for embedded systems domain; secondly, it al-
lows to avoid overhead of interfacing with LLVM; and, most importantly,
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with template metaprogramming it provides the necessary expressive power
for implementation of the DSL, which itself must be very expressive and
general to be applicable in a wide range of use cases.
3.2 Shortcomings
Current implementation has several shortcomings that complicate fur-
ther development of its ideas; the most notable problem is DSL design.
• No distinction is made between the stages of work with a DSL code:
– DSL code is tied up to the speciﬁc platform bit width already on
the stage of deﬁnition, which is clearly not necessary;
– the same module (Function) is used to represent both loaded
and unloaded code—a user must remember what functions are
already loaded or check it every time to avoid mistakes;
– DSL Function addresses (i.e. location in the target memory) must
be ﬁxed prior to the compilation, although it can be handled fur-
ther at the code loading stage—it prevents a reuse of the already
compiled functions and thus brings extra compilation overhead.
• Ineﬀective and inconvenient translation to LLVM IR—instruments
provided by the LLVM framework (e.g. IRBuilder class) are ignored
and manual string concatenation is used instead. It is more error-
prone and diﬃcult to extend. Moreover, generation of a correct IR
code is essential for the work of LLVM optimization passes.
• Code compilation for secondary processors currently doesn’t involve
any optimizations.
• Connection module has no separation between the handling of the
library command protocol (by which host and targets communicate)
and a speciﬁc communication protocol (e.g. TCP or I2C); this also
complicates system extensibility (i.e. to new communication proto-
cols).
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This work revises previous architectural choices, redesigns and reimple-
ments the library and substantially extends it in terms of functionality and
possible applications. In particular, the new DSL is completely abstracted
from other parts of the library and can be reused independently in other
projects based on the idea of metaprogramming. Most importantly, the new
DSL implementation opens a possibility of dynamic optimizations.
13
Figure 1: UML class diagram of the system. DSL class hierarchy is shown only approxi-
mately because of its breadth and templated, dynamic nature. IRTranslator together with
non-resident DSL constructs constitute independent and reusable DSL subsystem.
4 System Architecture
Further in the text by the host is meant primary processor, by the
target—one of the peripheral processors or microcontrollers, by the user—
developer who uses this library.
Fig. 1 shows the new architecture of the system.
DSL allows the user to describe the code which will be executed on the
targets. CodeGen module provides a simpliﬁed interface to LLVM compi-
lation and optimization facilities. CodeLoader, Execution and Connection
modules let the user load code on targets, communicate with them (for ex-
ample, using global variables) and control the code execution. Management
of the target’s for code and data loading memory is provided by the host
through MemoryManager module.
This architecture has a beneﬁt of simple extensibility. Each of the fol-
lowing parts of the library can be extended independently from the others:
• DSL constructs and operations (for example, support array slicing or
exponentiation at the language level);
• communication protocols;
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• target runtime functionality;
• most importantly, target platforms.
For details on these points, a reader can proceed to the following sections.
15
5 DSL
5.1 Design
The main part of this library is a powerful embedded C-like DSL. It is
translated to LLVM Intermediate Representation (IR) to allow code com-
pilation for a wide range of targets supported by LLVM. This design of the
DSL as translated and compiled at runtime is directly motivated by the
concept of generative (or multi-stage) programming when the abstraction
power of high-level languages is used to compose pieces of low-level code [3].
It makes runtime code generation and domain-speciﬁc optimization a fun-
damental part of the program logic.
As authors of [3] note, the usual appeal of DSLs is in increasing produc-
tivity by providing a higher level, more intuitive programming model for
domain experts, who are not necessarily expert programmers (”user-facing”
DSLs). The other direction, which is of direct interest for this work, is in
using DSL as a means for exposing knowledge about high level program
structures to a compiler.
This DSL implementation makes heavy use of powerful template metapro-
gramming capabilities of C++, up to C++17 standard. The idea to leverage
C++ templates to cope with challenges that poses development of DSLs
aimed at generative programming goes back at least to the work of Czar-
necki et al. [1].
5.2 Description and Examples
DSL provides all necessary language constructs with a familiar syntax:
• basic types (possibly cv-qualiﬁed):
– arithmetic types;
– pointers;
– arrays of ﬁxed length (possibly nested);
– structs (possibly nested);
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• operations:
– arithmetic operators (with the support of pointer arithmetic);
– logical operators;
– bitwise operators;
– C-like cast;
• control ﬂow expressions:
– sequential (comma operator expression);
– conditional (if-else expression);
– while loop;
• functions (with a ﬁxed number of arguments; no recursion);
• literal values.
It is also easily extensible with other higher-level constructs (for exam-
ple, Python-like array slicing) which will be translated directly to LLVM
IR (i.e. will be eﬃcient).
To allow simpler organization of the language, every DSL construct
models either value or expression; there are no statements. For example,
to return void from a function user needs to use special DSL construct
’Unit’. Loops naturally return value from their last cycle. If loop didn’t run
it returns default-initialized value (generally, zero-initialized).
5.2.1 Types
Any DSL construct has a corresponding underlying C++ type, which
determines allowed operations on it and conversions to other types. Under-
lying C++ type can be accessed through member type alias ::type which
is present in every DSL type. And the DSL value type can be obtained (if
there is one) from C++ type using to_dsl<T> type trait. In other words,
there is a direct mapping between DSL types and C++ types. Type trait
to_dsl<T> can be used as a convenient type factory.
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Type of the DSL constructs (real C++ type, not the underlying C++
type) encodes how it was constructed and what child DSL constructs con-
stitute it (for example see listing 1).
1 Var<int> x, y, z;
2 auto expr = (x + y) ∗ z;
3
4 using expr_type =
5 EBinOp< Instruction::FMul,
6 EBinOp< Instruction::Add,
7 Var<int>,
8 Var<int>
9 >,
10 Var<int>
11 >;
Listing 1: Type of some DSL expression
5.2.2 Generative Programming
One of the most interesting features of the DSL is a separation of DSL
abstract syntax tree (AST) construction from DSL function instantiation.
It is achieved through the use of C++14 generic lambdas which play a role
of DSL code generators (AST builders). Example can be seen on the next
listing 2.
1 auto max_gen = [](auto x, auto y) {
2 return If(x > y, x, y);
3 };
4 auto dsl_max = make_dsl_fun <int, int>(max_gen);
Listing 2: Basic definition of a DSL generator and a DSL function
It allows simple and eﬀective reuse of needed DSL constructs, as in the
next example on listing 3.
1 auto max3_gen = [&](auto x1, auto x2, auto x3) {
2 return max_gen(x1, max_gen(x2, x3));
3 };
4 auto dsl_max3 = make_dsl_fun <int, int, int>(max3_gen);
Listing 3: Basic reuse of the previously defined DSL generator
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This conceptually diﬀers from simple function call as a means of code reuse
and is closer to function inlining. In this way the new DSL generator is
constructed which, in its turn, can be later reused. Moreover, on the stage
of DSL code generation user can utilize C++ constructs to build DSL code
(for examples see listings 4 and 5). So, although DSL provides only basic
programming constructs, a user of DSL is not restricted only to them and
can use expressive high-level C++ constructs to build a low-level DSL code.
It is essentially a realization of the idea of generative programming.
1 // note: accepts arbitrary DSL expressions
2 auto reduce_sum_gen = [](auto ...xs) {
3 // Using C++17 fold expression
4 return (... + xs);
5 };
6
7 auto sum3 = make_dsl_fun <float, double, int>(reduce_sum_gen);
Listing 4: Use C++ code to build complex DSL expressions.
1 // note: accepts arbitrary DSL expressions
2 // (e.g. other generators)
3 auto get_reducer = [](const auto& binary_op) {
4 return [&](auto x1, auto... xs) {
5 // Using C++17 fold expression
6 return ( (x1 = binary_op(x1, xs)), ... );
7 // Redundant assignments
8 // will be optimized out by LLVM
9 };
10 };
11
12 auto max_vararg_gen = get_reducer(max_gen);
13 auto max3 = make_dsl_fun <int, int, int>(max_vararg_gen);
Listing 5: Generator of DSL reduce function over arbitrary DSL
expressions.
5.2.3 Comma Operator and Variables
Listing 6 shows two noticeable syntactic features of the DSL: the sequen-
tial operator that plays a role of C/C++ semicolon and DSL local variables.
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Generally, any DSL variable which is not an argument of DSL generator
(enclosing lambda) will be considered a local one. For the more consistent
syntax user can deﬁne local variables inside the generator lambdas. Also
note that they can’t be deﬁned inside the DSL expressions because they
follow the rules of C++ expressions. To use global variables a user is re-
quired to ﬁrst load them on the target because they are translated to LLVM
IR as actual memory addresses.
1 Var<int> local1;
2 // note lambda capture (can also be [&])
3 auto max_gen = [=](auto arg) {
4 Var<int> local2;
5 return (
6 // variables can’t be defined here!
7 local1 += arg,
8 local1 += local2,
9 arg // last expression is returned
10 );
11 };
Listing 6: Use of comma operator and local variables.
5.2.4 Generic Functions
Generic DSL functions is another very useful feature. As can be seen
from the previous examples, DSL generators are not bound to speciﬁc types
of parameters. Instead of explicit manual instantiation of DSL function
with required types of parameters library user can instantiate generic DSL
function with a help of function factory. If generic function is used with
arguments of inappropriate types, compiler will catch this and compilation
will fail with comprehensible error message.
Instantiated generic functions are stored in a function repository by a
key which represents their type. As a type of DSL constructs encodes their
AST, type of DSL functions encodes their body. Thus, the structural equiv-
alence between functions is achieved without any overhead. Thanks to this
repeated instantiation of the (structurally) same DSL functions is avoided.
DSL function is deleted from the repository at the end of translation to
20
LLVM IR. Needless to say, all this happens behind the scenes and a user
isn’t required to know about these details.
The following listing 7 shows an example of the use of a generic DSL
function.
1 auto generic_max = make_generic_dsl_fun(max_gen);
2
3 auto max4_gen = [&](auto x1, auto x2, auto x3, auto x4) {
4 return generic_max(
5 generic_max(x1, x2),
6 Cast<float>(generic_max(x3, x4))
7 );
8 };
9 // This will cause instantiation of 2 max functions:
10 // for ints and for floats
11 auto max4 = make_dsl_fun <float, float, int, int>(max4_gen);
Listing 7: Generic DSL function definition and use
5.2.5 Error Messages
Last, but not the least, DSL is designed with usability in mind. C++
code with a heavy use of templates is known for its complex error message
on compilation failure. In DSL all major type constraints are checked with
static_assert standard library function which produces comprehensible
compile time error messages.
5.3 Implementation Details
5.3.1 Generic Functions
Generic DSL function is implemented as a C++14 generic lambda with
a variable number of arguments. The function make_generic_dsl_fun is
a factory of these lambdas; it accepts DSL generator as its argument. The
lambda captures DSL generator by copy to avoid subtle problems with its
lifetime management. Otherwise user would be required to watch that DSL
generators are accessible during the calls to the corresponding generic DSL
functions.
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On the call such lambda accesses the template function repository to
get the reference to the instantiation of the generic function for the speciﬁc
types of input arguments that were provided. This instantiation represents
a usual dsl::Function. On this access either new instantiation is added to
the repository or the existing one is returned. If the generic DSL function
cannot be called with the provided arguments then the compilation will
fail at this moment. Then, when the instantiation of the generic function is
obtained, the expression representing a call to it (ECall) is returned.
Overall, from the user point, it is similar to the call to a C++ template
function with an automatic template argument type deduction from the
function input arguments.
5.3.2 Static Dispatch in Translation
Every DSL construct is translated diﬀerently. At the same time they
must provide uniform interface for translation (generally, a single translation
method toIR()). It can be achieved by one of the two ways:
• Dynamic dispatch through virtual translation method overloaded in
each DSL construct.
• Static dispatch through templated translation method.
Static dispatch has several advantages because it allows to avoid the
overhead of virtual function calls1:
• Extra indirection (pointer dereference) for each call to a virtual method.
• Virtual methods usually can’t be inlined, which may be a signiﬁcant
cost hit for some small methods.
• Additional pointer per object. On 64-bit systems, this is 8 bytes per
object. For small objects that carry little data this may be a serious
overhead.
1https://waybackmachine.org/web/20171001124440/http://eli.thegreenplace.net:80/2013/
12/05/the-cost-of-dynamic-virtual-calls-vs-static-crtp-dispatch-in-c (Accessed: May 29,
2018)
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The problem of translation may beneﬁt from this even more, because it
involves a big number of small objects (DSL constructs). These eﬃciency
considerations can be especially important for embedded platforms.
Translation happens entirely in IRTranslator class, that maintains the
state of translation (e.g. stack frames and id-to-value mappings). All that
method toIR() in any DSL construct does is accepting IRTranslator by
reference and passing that DSL construct to method IRTranslator::accept
for translation. Correct accept overload is chosen based on the type of ar-
gument (i.e. type of the DSL construct). As this function is the same for any
DSL construct, it is implemented as macro IR_TRANSLATABLE (see listing 8).
1 #define IR_TRANSLATABLE \
2 inline void toIR(IRTranslator &irt) const { \
3 irt.accept(∗this); \
4 }
Listing 8: IR_TRANSLATABLE macro
5.3.3 Dependent Behavior of DSL Constructs
Each DSL expression represents description of a computation rather
than computation itself. For example, dereferencing a Ptr<T> produces not
a object of type T, but rather dereference expression EDeref<Ptr<T> > rep-
resenting dereference operation. At the same time it must behave in the
DSL computations exactly as an object of type T.
The problem is that T is an arbitrary type—it can be a simple arithmetic
value, as well as a complex expression involving function calls and pointer
arithmetic. This behavior is determined by a set of non-member (e.g. bi-
nary operators) and member functions (e.g. dereferencing, address-of and
assignment operators).
For non-member functions the problem takes a slightly diﬀerent form:
although they are template functions, the set of correct template parameters
is constrained. It can be achieved with the SFINAE C++ idiom (Substitu-
tion Failure Is Not An Error) through the use of std::enable_if.
For member functions the problem is more interesting. Usual inheritance
(i.e. dynamic polymorphism) can’t be used here, because for the correct
23
Figure 2: UML class diagram showing special mechanism of inheritance that some DSL
constructs utilize.
Note template parameter Var<T> for ArrayBase—the array element type. Var<T> itself
depends on template parameter T—one of the basic arithmetic types. It determines what
behavior acquires EArrayAccess; that is, what it inherits from (as shown by the blue
arrow).
It’s also important to note that each of the classes in this hierarchy inherits from its own
base class (due to CRTP), and they’re shown in the same hierarchy only for presentation
purposes.
translation all types must be known at the compile time (as explained in
the section 5.3.2). The solution is, essentially, an elaborated form of the so-
called Curiously Recurring Template Patter (CRTP) C++ idiom. It involves
inheritance of expressions such as EDeref<Ptr<T> > from the type, that
speciﬁes behavior for the type T and that is parameterized by the type of
this expression, thus preserving it. «The type, that speciﬁes behavior for
the type T» can be T itself or one of its CRTP ancestors. It can also be
seen as an inheritance determined by a template type parameter. Exactly
this allows to achieve correct and eﬀective handling of expressions of any
complexity (for example, as on the listing 9).
1 auto complex_expr = [](Ptr<Var<uint32_t>> ptr) {
2 Var<uint32_t> tmp;
3 return tmp = ∗ptr &= ~(∗++ptr ^ Lit(1 << 8));
4 };
Listing 9: DSL allows to construct complex expressions.
The reader can refer to the ﬁg. 2 depicting as an example one simple
variant of inheritance of this kind for DSL constructs Array (with element
type Var<T>) and EArrayAccess. Listing 10 in the Appendix shows how
this kind of inheritance can be implemented in the code.
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6 Subsystems description
6.1 MemoryManager
Conceptually MemoryManager is a part of a CodeLoader and used only
for data and code loading. That is, it’s important to note that target code
can’t dynamically allocate memory on targets. The centralized memory
management organization allows to free less powerful targets from extra
tasks and avoid extra communication cycles which would be inevitable to
ensure correct memory allocation if targets managed their memory them-
selves. Best-ﬁt, worst-ﬁt and ﬁrst-ﬁt memory management algorithms are
implemented.
6.2 CodeLoader
With the help of CodeLoader module user can load DSL global variables
and compiled code on targets. CodeLoader also allows getting a handle to
already loaded variables and functions. In this case, no checks or memory
allocation is performed, because, in general, there is no possibility to ensure
correctness of user’s actions. For example, functions can be loaded on a
target in a persistent memory in one program run, and on another program
run any knowledge about it will be lost, whereas the user may want to
access previously loaded data and functions.
6.3 Connection Module: Host
Connection module consists of two parts: command protocol for com-
munication between host and targets and underlying connection implemen-
tation. The functionality of the former is fully built on the primitives of the
latter, which must provide synchronous read and write operations.
The core command protocol includes the following commands:
• read speciﬁed number of bytes at a speciﬁed address;
• write data to a speciﬁed address;
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• call function at the speciﬁed address;
• set function at the speciﬁed address on execution by the timer;
This abstraction from speciﬁc implementation allows easier extensibility
on new connection protocols. This work implements connection through
TCP and through USB (used as a virtual serial port).
6.4 Connection Module: Target Runtime
Each speciﬁc target platform requires its own ﬁrmware to interface with
the host. It must provide functionality for communicating with the host and
answering to requests according to the command protocol.
At this point an important consideration arises: targets must provide
API suﬃcient for a wide range of tasks. Generally, peripheral devices on
microcontrollers are memory mapped, which means that runtime API con-
sisting of memory read and write functions can be suﬃcient. For example,
the family of STM32 microcontrollers has ﬁxed memory map and each de-
vice has a speciﬁc predeﬁned address in memory.
Some platforms may need an extended API. When the target has an op-
erating system, in particular Linux, it can additionally provide an interface
to some of the system calls: open() for using devices represented as in-
put/output ports and mmap() for correct work with library runtime process
address space. It is implemented in the LinuxConnection module. Although
for this platform it is also possible to implement an interface to arbitrary
system calls and libraries using dlopen() and dlsym() functionality, the
library runtime API for Linux is intentionally left minimal but suﬃcient
for tasks concerned with controlling peripheral devices.
Another important question is a debugging interface. Issuing diagnostic
messages to some local to target buﬀer can accommodate most of the needs
and at the same time is easily implementable. Target must provide interface
to read the buﬀer and to get an address of the target local logging func-
tion. This address is used to construct the DSL wrapper for remote logging
function. From this point it can be further used in the DSL code.
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7 Approbation
The system was tested on several setups:
• Linux on x86 plays the role of both host and target machines, com-
munication is through TCP connection (setup for tests during devel-
opment);
• the host is Linux x86, the target is Odroid XU4 (armv7a) with Linux,
TCP connection;
• the host is Linux x86, the target is bare-bones stm32f429i-discovery
microcontroller (armv7em), USB Virtual COM Port connection;
• the host is Odroid XU4 (armv7a) with Linux, the target is bare-
bones stm32f429i-discovery (armv7em), connection through USB Vir-
tual COM Port.
Tests were performed for each command from the command protocol
(see above in the section 6.3). They can be reproduced with a suitable
peripheral processor and a suitable runtime running on it. The runtime
for targets with a UNIX-like operating system can be found in the project
repository2 (local_loader target in CMake build system). The runtime for
stm32f429i-discovery microcontroller can be found in a separate repository3.
Tests are implemented with Google Test framework4.
2https://github.com/gkirgizov/hetarch
3https://github.com/gkirgizov/hetarch_stm32f4
4https://github.com/google/googletest
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8 Demonstration
For a demonstration of dynamic optimization possibilities, which this
library opens, a reader can refer to the listings of PID control (list. 11) and
its tuning for speciﬁc conditions of the deployment environment (list. 12)
in the Appendix.
The work is organized in the following way:
• in the ﬁrst phase host loads general version of the PID controller with
tuning code on the target;
• in the second phase tuning code is called and data produced by it is
read by host;
• in the third phase host computes coeﬃcients based on tuning data
and recompiles PID controller with them;
• ﬁnally, host loads PID controller optimized for speciﬁc coeﬃcients.
This example shows two advantages of using the library. Firstly, tuning
code is completely absent from the ﬁnal program running on the target.
Dynamic code generation allows compiling code for speciﬁc constant coef-
ﬁcients to achieve better execution times and smaller program size.
Secondly, the dynamically generated code can be more optimal due to
optimizations performed by LLVM. When coeﬃcients are integer values,
or, even better, integer powers of two (or ﬂoat values, that can be rounded
without big errors), resulting code will be generated with fewer (or com-
pletely without) expensive ﬂoating operations.
To emphasize possible dynamic optimizations, ﬁg. 3 presents a compar-
ison between listings of the PID controller code for two cases:
• C code from listing 13 compiled with clang without this library;
• DSL code from listing 11 dynamically optimized with this library.
There’re several things on ﬁg. 3 to note:
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1 ; Kp ∗ perr
2 %9 = load float, float∗ @Kp
3 %10 = sitofp i32 %perr to float
4 %11 = fmul float %9, %10
5
6 ; Kd ∗ derr / dt
7 %12 = load float, float∗ @Kd
8 %13 = sitofp i32 %derr to float
9 %14 = fmul float %12, %13
10 %15 = fdiv float %14, %dt
11
12 %16 = fadd float %11, %15
13
14 ; Ki ∗ ierr ∗ dt
15 %17 = load float, float∗ @Ki
16 %18 = sitofp i32 %ierr to float
17 %19 = fmul float %17, %18
18 %20 = fmul float %19, %dt
19
20 %21 = fadd float %16, %20
1
2
3 ; Kp ∗ perr
4 %12 = shl i32 %perr, 2
5 %13 = sitofp i32 %12 to float
6
7 ; Kd ∗ derr / dt
8 %14 = sitofp i32 %derr to float
9 %15 = fmul float %14, 5.000000e−01
10 %16 = fdiv float %15, 1.000000e−01
11
12 %17 = fadd float %16, %13
13
14
15 ; Ki ∗ ierr ∗ dt
16 %18 = mul i32 %ierr, 6
17 %19 = sitofp i32 %18 to float
18 %20 = fmul float %19, 1.000000e−01
19
20 %21 = fadd float %20, %17
Figure 3: Comparison of LLVM IR generated for expression ” Kp * perr + (Kd * derr
/ dt) + (Ki * ierr * dt)” (core part of the PID controller code; other lines are omit-
ted here). Compiler options used: -O2 -target x86_64-pc-linux-gnu. LLVM IR is used
instead of native assembler because it is more readable.
Left: compiled with clang from C code on list. 13. LLVM IR is showed for the last line.
Right: compiled with LLVM from DSL (see list. 11). For the sake of demonstration it is as-
sumed that dynamically determined PID controller coefficients are Kp=4, Kd=6, Ki=0.5;
and control cycle duration is dt=0.1.
• Dynamically generated code has fewer memory accesses because it is
compiled for speciﬁc values (note lines 2, 7, 15 where usual code loads
coeﬃcients stored as global variables).
• Instead of ﬂoating-point multiplications (lines 4 and 17 on the left)
integer shift (line 4, right) and integer multiplication (line 16, right)
are used.
• One apparent to a programmer optimization on line 9, right is missed:
substitute multiplication by 0.5 with integer division by 2 or right shift
by one; and it should be5, although it is possible to implement such
optimizations on the DSL level.
5This compiler behavior is expected according to C11 standard (section F9.2.1), because representations
of 0.5 and 2 maybe not be equivalent and the result can be different on some machines.
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9 Discussion
9.1 Library Applicability
The library is intended for use with embedded heterogeneous systems
of a small scale with low-power secondary processors and microcontrollers
that run heterogeneous tasks. The case of homogeneous tasks on the more
powerful systems is better accommodated with existing tools (e.g. OpenCL
or Delite) that are speciﬁcally aimed at scheduling and parallelizing the
computations across bigger number of secondary processors. This library
isn’t intended for such use cases and doesn’t provide any orchestration for
parallel tasks. Each secondary processor should be managed manually and
separately.
Generally, the beneﬁts and applicability of the library should be con-
sidered in each particular case. As noted in the introduction, the library is
well suited for the problems when the dynamic conﬁguration of the system
is required (either for particular environment conditions or for diﬀerent pe-
ripheral devices and sensors). It’s also important to consider the price of
dynamic recompilation: the beneﬁts of the specialized and optimized code
should amortize the compilation price.
9.2 Limitations
The library has some limitations.
It doesn’t provide facilities for loading on the targets existing compiled
code (e.g. other programming libraries). To be applicable to a wider range
of use cases it requires support of this functionality.
DSL can also be extended with additional language constructs, for ex-
ample, switch, goto or to support recursion. Support for a debugging in
terms of the DSL (breakpoints, tracing) can also be a useful feature.
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Conclusion
All tasks have been successfully accomplished:
• Survey with relevant works is presented.
• Previous system implementation is thoroughly analyzed and its prob-
lems are discussed.
• System is redesigned:
– DSL subsystem is abstracted from other parts of the system;
– additional abstractions are introduced to make the system more
extensible and maintainable.
• Implemented according to the new architecture:
– DSL subsystem;
– embedded architectures programming library.
• System is tested on several platforms.
Source code with build instructions can be found in the project reposi-
tory6.
6https://github.com/gkirgizov/hetarch
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Appendix
1 template< typename T, typename TChild >
2 struct get_base {
3 using type = typename T::template base_t<TChild >;
4 };
5 template< typename T, typename TChild >
6 using get_base_t = typename get_base<T, TChild >::type;
7
8 // EArrayAccess must behave exactly as an array element
9 template< typename TArray, typename TIndex >
10 class EArrayAccess :
11 // get the type providing behavior for array element
12 // and parametrize it by EArrayAccess (CRTP idiom)
13 public get_base_t <
14 typename TArray::dsl_element_t ,
15 EArrayAccess <TArray, TIndex>
16 >
17 { /∗ ... ∗/ }
18
19 // ArrayBase type provides array−like behavior
20 // e.g. operator[] (that returns EArrayAccess)
21 template< typename TArray, typename TElem, std::size_t N >
22 class ArrayBase {
23 public:
24 using dsl_element_t = TElem;
25 template<typename TChild>
26 using base_t = ArrayBase <TChild, TElem, N>;
27 // ...
28 }
29
30 // VarBase type provides behavior of basic arithmetic types
31 template< typename TVar, typename T >
32 class VarBase {
33 template<typename TChild>
34 using base_t = VarBase<TChild, T>
35 // ...
36 }
Listing 10: Example of providing behavior of array element (e.g.
VarBase<T>) for EArrayAccess.
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1 using namespace hetarch;
2 using namespace hetarch::dsl;
3
4 typedef int32_t ctrl_t; // for control variables
5 typedef float coef_t; // for coefficients
6
7 // Example of the target
8 typedef uint32_t addr_t; // size_t of the target
9 conn::SerialConnImpl <addr_t> conn{”/dev/ttyACM0”};
10 SimplePipeline <addr_t> pipeline{”armv7e_linux_eabihf”, conn};
11
12 // Global var−s to store error data between control cycles
13 auto perr = pipeline.load(Global{ Var<ctrl_t >{0} });
14 auto ierr = pipeline.load(Global{ Var<ctrl_t >{0} });
15
16 // dt −− control cycle durations (in seconds), sp −− setpoint
17 auto pid_gen = [&](auto Kp,auto Ki,auto Kd,auto dt,auto sp) {
18 auto pid_ctrl = [&]{
19 // Local variables:
20 // pv −− process variable , cv −− control variable
21 Var<ctrl_t> pv, cv, prev_perr , derr;
22
23 // read_pv and write_cv are some dsl generators
24 // that perform actual input/output
25 return (
26 pv = read_pv(),
27
28 prev_perr = perr,
29 perr = sp − pv,
30 ierr += perr,
31 derr = perr − prev_perr ,
32 cv = Kp∗perr + Kd∗derr/dt + Ki∗ierr∗dt;
33
34 write_cv(cv)
35 );
36 };
37 return pid_ctrl;
38 };
Listing 11: PID controller DSL code.
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1 auto tuner = [&](auto dt, auto sp){
2 // For tuning coefficients are usual mutable DSL variables
3 Var<coef_t> Kp{0}, Ki{0}, Kd{0};
4 auto pid_ctrl = pid_gen(Kp, Ki, Kd, dt, sp);
5
6 // Specific tuning method:
7 // determines current operating conditions
8 // (e.g. by reading some sensors)
9 // and returns tuning data that allows to compute
10 // optimal PID controller coefficients.
11 // E.g. for Ziegler−Nichols method it is
12 // Ku −− ”ultimate gain” and Tu −− oscillation period
13 return (/∗ actual tuning code goes here ∗/);
14 };
15
16 // Example parameters
17 Lit sp{42}; // Setpoint
18 int ms_delay{100}; // Control cycle duration
19 Lit dt{ms_delay / 1000.0};
20
21 auto tuning_code = make_dsl_fun(tuner, dt, sp);
22 // Translate , compile and load tuning code
23 auto tuning_fun = pipeline.load(tuning_code);
24
25 // Run tuning code and get tuning data
26 auto tuning_data = exec.call(tuning_fun , dt, sp);
27 // Compute coefficients using optimal tuning data
28 auto [Kp, Ki, Kd] = compute_coefs(tuning_data);
29
30 // Generate optimal PID controller
31 auto opt_pid_gen = pid_gen(Kp, Ki, Kd, dt, sp);
32 auto opt_pid_code = make_dsl_fun(opt_pid_gen);
33 // Translate , compile and load optimal PID controller
34 auto opt_pid = pipeline.load(opt_pid_dsl);
35
36 // Finally, run PID controller on timer
37 pipeline.schedule(opt_pid.callAddr , ms_delay);
Listing 12: PID tuning DSL code.
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1 typedef int ctrl_t;
2 typedef float coef_t;
3
4 extern coef_t Kp, Kd, Ki;
5 ctrl_t perr = 0, ierr = 0;
6
7 ctrl_t pid_ctrl(float dt, ctrl_t sp, ctrl_t pv) {
8 ctrl_t prev_perr = perr;
9 perr = sp − pv;
10 ierr += perr;
11 ctrl_t derr = perr − prev_perr;
12
13 return Kp∗perr+(Kd∗derr/dt)+(Ki∗ierr∗dt);
14 }
Listing 13: PID controller C code used for LLVM IR comparison.
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